As a result, the CPU voltage can be lowered which saves energy.Īllows the chip set to shut down during inactivity to save energy. Writes data from the cache to the main memory during inactivity. Additionally, the processor can turn off parts of the CPU which are not used, to save energy.Ĭoordinates the Enhanced Intel SpeedStep technology and the Idle Power-Management State (C-state) transitions independent of the core.Įnhanced Intel Deeper Sleep with Dynamic Cache Sizing This happens with virtually no performance losses, thanks to the automatic adjustment of the clock speed. Under light load the processor can save energy by lowering the clock speed (to 1200 MHz respectively 800 MHz with the Santa Rosa) and the core voltage (from 1.3 Volt to 1.0375 Volt). Like with the previous version, the clock rate and voltage can be set dynamically and individually for each core ( Speedstep). * This feature was newly introduced with the Core 2 Duo. Theoretically, a 64 bit processor can access more than 4 GB of memory, but this is usually limited by the chip set used. The Intel Core 2 Duo supports the AMD64 extension (licensed), through which 32 and 64 bit programs can run on the CPU (if a 64 bit operation system is used). This means the processor can handle 64 bit data packets. through Xen or VMWare).īeware, not all models support VT (especially the cheaper ones dont). The Intel VT offers hardware support for virtual systems on one computer (use of several isolated operation systems at the same time e.g. One 128-Bit SSE command is now output per clock cycle. Intel doubled the bandwidth to the level 1 cache though. Like the Core Duo, the Core 2 Duo has shared level 2 cache and each core receives the same amount of cache. Shorter idle times, improved data transfer and faster out-of-order command execution lead to better usage of the pipeline and as a result to higher performance. Prevents security problems through buffer overflows, if the operation system supports it and if it is activated.Įvery core can execute four complete commands simultaneously.
Two processor cores run with the same frequency in the same processor building block and share the level 2 cache as well as the front side bus (FSB). Furthermore it supports the multimedia extension MMX, SSE2, SSE3 and SSE4. The Intel Core 2 Duo uses the x86 instruction set, which was introduced in 1978 with the 8086/8088 processor. The Core 2 Duo processors are produced in 65 nm (and later in 45nm), contain 14 stages pipelines and 2-4 MB level 2 cache (depending on the model).
0 kommentar(er)
